This work shows that minimizing the depth of a quantum circuit composed of commuting operations reduces to a vertex coloring problem on an appropriately constructed graph, where gates correspond to vertices and edges encode non-parallelizability. The reduction leads to algorithms for circuit optimization by adopting any vertex coloring solver as an optimization backend. The approach is validated by numerical experiments as well as applications to known quantum circuits, including finite field multiplication and QFT-based addition.
Building similarity graph...
Analyzing shared references across papers
Loading...
Hochang Lee
Electronics and Telecommunications Research Institute
Kyung Chul Jeong
Electronics and Telecommunications Research Institute
Panjin Kim
Electronics and Telecommunications Research Institute
SHILAP Revista de lepidopterología
Quantum
Electronics and Telecommunications Research Institute
Building similarity graph...
Analyzing shared references across papers
Loading...
Lee et al. (Fri,) studied this question.
synapsesocial.com/papers/69a760fdc6e9836116a2e76a — DOI: https://doi.org/10.22331/q-2026-02-06-1996