Documentation of an ASIC project realized in a 180 nm CMOS technology.
Fehlings et al. (Wed,) studied this question.